#### DEVICE SPECIFICATIONS

# NI 6259

#### M Series Data Acquisition: 32 AI, 1.25 MS/s, 48 DIO, 4 AO

The following specifications are typical at 25 °C, unless otherwise noted. For more information about the NI 6259, refer to the *M Series User Manual* available at *ni.com/manuals*.

## Analog Input

Number of channels	16 differential or 32 single ended		
ADC resolution	16 bits		
DNL	No missing codes guaranteed		
INL	Refer to the AI Absolute Accuracy section		
Sample rate			
Single channel maximum	1.25 MS/s		
Multichannel maximum (aggregate)	1.00 MS/s		
Minimum	No minimum		
Timing resolution	50 ns		
Timing accuracy	50 ppm of sample rate		
Input coupling	DC		
Input range	±0.1 V, ±0.2 V, ±0.5 V, ±1 V, ±2 V, ±5 V, ±10 V		
Maximum working voltage for analog inputs (signal + common mode)	±11 V of AI GND		
CMRR (DC to 60 Hz)	100 dB		
Input impedance			
Device on			
AI+ to AI GND	$>10 \text{ G}\Omega$ in parallel with 100 pF		
AI- to AI GND	$>10 \text{ G}\Omega$ in parallel with 100 pF		



Device off	
AI+ to AI GND	820 Ω
AI- to AI GND	820 Ω
Input bias current	±100 pA
Crosstalk (at 100 kHz)	
Adjacent channels	-75 dB
Non-adjacent channels	-95 dB
Small signal bandwidth (-3 dB)	1.7 MHz
Input FIFO size	4,095 samples
Scan list memory	4,095 entries
Data transfers	
PCI/PCI Express/PXI/PXI Express	DMA (scatter-gather), interrupts, programmed I/O
USB	USB Signal Stream, programmed I/O
Overvoltage protection for all analog input a	nd sense channels
Device on	$\pm 25$ V for up to four AI pins
Device off	$\pm 15$ V for up to four AI pins
Input current during overvoltage condition	±20 mA maximum/AI pin

#### Settling Time for Multichannel Measurements

Range	±60 ppm of Step (±4 LSB for Full-Scale Step)	±15 ppm of Step (±1 LSB for Full-Scale Step)
±1 V, ±2 V, ±5 V, ±10 V	1 µs	1.5 μs
±0.5 V	1.5 μs	2 µs
±0.1 V, ±0.2 V	2 µs	8 µs

Table 1. Settling Time for Multichannel Measurements	Table 1. Settling	Time for	Multichannel	Measurements
--	-------------------	----------	--------------	--------------

#### **Typical Performance Graphs**

Figure 1. Settling Error versus Time for Different Source Impedances









#### AI Absolute Accuracy



**Note** Accuracies listed are valid for up to two years from the device external calibration.

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	Random Noise, σ (μVrms)	Absolute Accuracy at Full Scale (µV)	Sensitivity (μV)
10	-10	60	20	21	280	1,920	112.0
5	-5	70	20	21	140	1,010	56.0
2	-2	70	20	24	57	410	22.8
1	-1	80	20	27	32	220	12.8
0.5	-0.5	90	40	34	21	130	8.4
0.2	-0.2	130	80	55	16	74	6.4
0.1	-0.1	150	150	90	15	52	6.0

Table 2	. Al Abso	lute Accuracy
---------	-----------	---------------



**Note** Sensitivity is the smallest voltage change that can be detected. It is a function of noise.

Gain tempco	13 ppm/°C
Reference tempco	1 ppm/°C
INL error	60 ppm of range

#### AI Absolute Accuracy Equation

AbsoluteAccuracy = Reading · (GainError) + Range · (OffsetError) + NoiseUncertainty GainError = ResidualAIGainError + GainTempco · (TempChangeFromLastInternalCal) + ReferenceTempco · (TempChangeFromLastExternalCal) OffsetError = ResidualAIOffsetError + OffsetTempco · (TempChangeFromLastInternalCal) + INLError NoiseUncertainty =  $\frac{\text{Random Noise · 3}}{\sqrt{100}}$  for a coverage factor of 3  $\sigma$  and averaging 100 points.

#### Al Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

- TempChangeFromLastExternalCal = 10 °C
- TempChangeFromLastInternalCal = 1 °C
- number\_of\_readings = 100
- CoverageFactor =  $3 \sigma$

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

GainError = 60 ppm + 13 ppm · 1 + 1 ppm · 10 = 83 ppm OffsetError = 20 ppm + 21 ppm · 1 + 60 ppm = 101 ppm NoiseUncertainty =  $\frac{280 \ \mu V \cdot 3}{\sqrt{100}}$  = 84  $\mu V$ AbsoluteAccuracy = 10 V · (GainError) + 10 V · (OffsetError) + NoiseUncertainty = 1,920  $\mu V$ 

#### Analog Triggers

Number of triggers	1
Source	AI <031>, APFI <0, 1>
Functions	Start Trigger, Reference Trigger,
	Pause Trigger, Sample Clock, Convert Clock,
	Sample Clock Timebase

AI <031>	±Full scale
APFI <0, 1>	±10 V
Resolution	10 bits, 1 in 1,024
Modes	Analog edge triggering, analog edge triggering with hysteresis, and analog window triggering
Bandwidth (-3 dB)	
AI <031>	3.4 MHz
APFI <0, 1>	3.9 MHz
Accuracy	±1%
APFI <0, 1> characteristics	
Input impedance	10 kΩ
Coupling	DC
Protection, power on	±30 V
Protection, power off	±15 V

## Analog Output

Number of channels	4
DAC resolution	16 bits
DNL	±1 LSB
Monotonicity	16 bit guaranteed
Accuracy	Refer to the AO Absolute Accuracy section
Maximum update rate	
1 channel	2.86 MS/s
2 channels	2.00 MS/s per channel
3 channels	1.54 MS/s per channel
4 channels	1.25 MS/s per channel
Timing accuracy	50 ppm of sample rate
Timing resolution	50 ns
Output range	$\pm 5$ V, $\pm 10$ V, $\pm external$ reference on APFI <0, 1>
Output coupling	DC
Output impedance	0.2 Ω

Output current drive	±5 mA
Overdrive protection	±25 V
Overdrive current	20 mA
Power-on state	±5 mV <sup>1</sup>
Power-on glitch	1.5 V peak for 1.5 s
Output FIFO size	8,191 samples shared among channels used
Data transfers	
PCI/PCI Express/PXI/PXI Express	DMA (scatter-gather), interrupts, programmed I/O
USB	USB Signal Stream, programmed I/O
AO waveform modes	Non-periodic waveform, periodic waveform regeneration mode from onboard FIFO, periodic waveform regeneration from host buffer including dynamic update
Settling time, full-scale step, 15 ppm (1 LSB)	2 µs
Slew rate	20 V/µs
Glitch energy at midscale transition, $\pm 10 \text{ V}$	range
Magnitude	10 mV
Duration	1 μs
External Reference	
APFI <0,1> characteristics	
Input impedance	10 kΩ
Coupling	DC
Protection, device on	± 30 V
Protection, device off	± 15 V
Range	± 11 V
Slew rate	20 V/µs

<sup>&</sup>lt;sup>1</sup> When the USB Screw Terminal device is powered on, the analog output signal is not defined until after USB configuration is complete.





#### **AO Absolute Accuracy**

Absolute accuracy at full-scale numbers is valid immediately following internal calibration and assumes the device is operating within 10 °C of the last external calibration.



Note Accuracies listed are valid for up to two years from the device external calibration

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Gain Tempco (ppm/°C)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	Absolute Accuracy at Full Scale (μV)
10	-10	75	17	40	2	2,080
5	-5	85	8	40	2	1,045

Table 3. AO Absolute Accuracy

Reference tempco	1 ppm/°

INL error

```
°C
```

64 ppm of range

#### AO Absolute Accuracy Equation

*AbsoluteAccuracy* = *OutputValue* · (*GainError*) + *Range* · (*OffsetError*)  $GainError = ResidualGainError + GainTempco \cdot (TempChangeFromLastInternalCal) +$ ReferenceTempco · (TempChangeFromLastExternalCal) OffsetError = Residual OffsetError + AOOffsetTempco. (TempChangeFromLastInternalCal) + INLError

## Digital I/O/PFI

#### **Static Characteristics**

Number of channels	48 total, 32 (P0.<031>), 16 (PFI <07>/P1, PFI <815>/P2)
Ground reference	D GND
Direction control	Each terminal individually programmable as input or output
Pull-down resistor	50 k $\Omega$ typical, 20 k $\Omega$ minimum
Input voltage protection	$\pm 20$ V on up to two pins <sup>2</sup>

#### Waveform Characteristics (Port 0 Only)

Terminals used	Port 0 (P0.<031>)	
Port/sample size	Up to 32 bits	
Waveform generation (DO) FIFO	2,047 samples	
Waveform acquisition (DI) FIFO	2,047 samples	
DI Sample Clock frequency		
PCI/PCI Express/PXI/PXI Express	0 MHz to 10 MHz, system and bus activity dependent	
USB	0 MHz to 1 MHz, system and bus activity dependent	
DO Sample Clock frequency		
PCI/PCI Express/PXI/PXI Express		
Regenerate from FIFO	0 MHz to 10 MHz	
Streaming from memory	0 to 10 MHz, system and bus activity dependent	
USB		
Regenerate from FIFO	0 MHz to 10 MHz	
Streaming from memory	0 MHz to 1 MHz, system and bus activity dependent	

<sup>&</sup>lt;sup>2</sup> Stresses beyond those listed under *Input voltage protection* may cause permanent damage to the device.

PCI/PCI Express/PXI/PXI Express	DMA (scatter-gather), interrupts, programmed I/O
USB	USB Signal Stream, programmed I/O
DI or DO Sample Clock source <sup>3</sup>	Any PFI, RTSI, AI Sample or Convert Clock, AO Sample Clock, Ctr <i>n</i> Internal Output, and many other signals

#### PFI/Port 1/Port 2 Functionality

Functionality	Static digital input, static digital output, timing input, timing output
Timing output sources	Many AI, AO, counter, DI, DO timing signals
Debounce filter settings	125 ns, 6.425 $\mu$ s, 2.56 ms, disable; high and low transitions; selectable per input

#### **Recommended Operating Conditions**

Level	Minimum	Maximum
Input high voltage (V <sub>IH</sub> )	2.2 V	5.25 V
Input low voltage (V <sub>IL</sub> )	0 V	0.8 V
Output high current (I <sub>OH</sub> ) P0.<031>		-24 mA
Output high current (I <sub>OH</sub> ) PFI <015>/P1/P2		-16 mA
Output low current (I <sub>OL</sub> ) P0.<031>		24 mA
Output low current (I <sub>OL</sub> ) PFI <015>/P1/P2		16 mA

**Note** On earlier versions of the USB-6259 Screw Terminal (part numbers 194021B/C/-0x), the digital I/O characteristics of P0.<16..31> match the characteristics of PFI <0..15>. Refer to the November 2006 version of the *NI 625x Specifications* (part number 371291G-01) for more details.

<sup>&</sup>lt;sup>3</sup> The digital subsystem does not have its own dedicated internal timing engine. Therefore, a sample clock must be provided from another subsystem on the device or an external source.

#### **Electrical Characteristics**

Level	Minimum	Maximum
Positive-going threshold (VT+)	_	2.2 V
Negative-going threshold (VT-)	0.8 V	_
Delta VT hystersis (VT+ - VT-)	0.2 V	_
$I_{IL}$ input low current ( $V_{in} = 0$ V)	_	-10 µA
$I_{\rm IH}$ input high current (V <sub>in</sub> = 5 V)	_	250 μΑ

#### **Digital I/O Characteristics**

-45 -50+ 2



4

V<sub>oh</sub> (V)

3

5

6











**Note** On earlier versions of the USB-6259 Screw Terminal (part numbers 194021B/C-0x), the digital I/O characteristics of P0.<16..31> match the characteristics of PFI <0..15>. Refer to the November 2006 version of the *NI 625x Specifications* (part number 371291G-01) for more details.

#### General-Purpose Counters/Timers

Number of counter/timers	2
Resolution	32 bits
Counter measurements	Edge counting, pulse, semi-period, period, two-edge separation
Position measurements	X1, X2, X4 quadrature encoding with Channel Z reloading; two-pulse encoding
Output applications	Pulse, pulse train with dynamic updates, frequency division, equivalent time sampling
Internal base clocks	80 MHz, 20 MHz, 0.1 MHz
External base clock frequency	0 MHz to 20 MHz
Base clock accuracy	50 ppm
Inputs	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down
Routing options for inputs	Any PFI, RTSI, PXI_TRIG, PXI_STAR, analog trigger, many internal signals
FIFO	2 samples

PCI/PCI Express/PXI/PXI Express

Dedicated scatter-gather DMA controller for each counter/timer; interrupts, programmed I/O

USB

USB Signal Stream, programmed I/O

### **Frequency Generator**

Number of channels	1
Base clocks	10 MHz, 100 kHz
Divisors	1 to 16
Base clock accuracy	50 ppm

Output can be available on any output PFI or RTSI terminal.

## Phase-Locked Loop (PLL)

Note PCI/PCI Express/PXI/PXI Express devices only.

Number of PLLs	1
Reference signal	PXI_STAR, PXI_CLK10, RTSI <07>
Output of PLL	80 MHz Timebase; other signals derived from 80 MHz Timebase including 20 MHz and
	100 kHz Timebases

## **External Digital Triggers**

Source	Any PFI, RTSI, PXI_TRIG, PXI_STAR
Polarity	Software-selectable for most signals
Analog input function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
Analog output function	Start Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase
Counter/timer function	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down

Device-to-Device Trigger Bus		
Digital waveform acquisition (DI) function	Sample Clock	
Digital waveform generation (DO) function	Sample Clock	

PCI/PCI Express	RTSI <07>4
PXI/PXI Express	PXI_TRIG <07>, PXI_STAR
USB source	None
Output selections	10 MHz Clock, frequency generator output, many internal signals
Debounce filter settings	125 ns, 6.425 $\mu$ s, 2.56 ms, disable; high and low transitions; selectable per input

#### **Bus Interface**

PCI/PXI	3.3 V or 5 V signal environment	
PCI Express		
Form factor	x1 PCI Express, specification v1.0a compliant	
Slot compatibility	x1, x4, x8, and x16 PCI Express slots <sup>5</sup>	
PXI Express		
Form factor	x1 PXI Express peripheral module, specification rev 1.0 compliant	
Slot compatibility	x1 and x4 PXI Express or PXI Express hybrid slots	
USB	USB 2.0 Hi-Speed or full-speed <sup>6, 7</sup>	

<sup>4</sup> In other sections of this document, RTSI refers to RTSI <0..7> for the PCI/PCI Express devices or PXI\_TRIG <0..7> for PXI/PXI Express devices.

<sup>&</sup>lt;sup>5</sup> Some motherboards reserve the x16 for graphics use. For PCI Express guidelines, refer to ni.com/ pciexpress.

<sup>&</sup>lt;sup>6</sup> If you are using an USB M Series device in full-speed mode, device performance will be lower and you will not be able to achieve maximum sample/update rates.

<sup>&</sup>lt;sup>7</sup> Operating on a full-speed bus may result in lower performance.

DMA channels (PCI/PCI Express/ PXI/PXI Express)	6, can be used for analog input, analog output, digital input, digital output, counter/timer 0, counter/timer 1
USB Signal Stream	4, can be used for analog input, analog output, digital input, digital output, counter/timer 0, counter/timer 1

The PXI device supports one of the following features:

- May be installed in PXI Express hybrid slots
- Or, may be used to control SCXI in PXI/SCXI combo chassis

#### Table 4. PXI/SCXI Combo and PXI Express Chassis Compatibility

M Series Part Number	SCXI Control in PXI/SCXI Combo Chassis	PXI Express Hybrid Slot Compatible
191325D-01/191325E-01L	No	Yes
191325D-11/191325E-11L	Yes	No
191325C-0x/191325B-0x	Yes	No

The PXI Express device can be installed in PXI Express slots or PXI Express hybrid slots.

#### **Power Requirements**

Current draw from bus during no-load condition<sup>8</sup>

PCI/PXI	
+5 V	0.03 A
+3.3 V	0.725 A
+12 V	0.35 A
PCI Express	
+3.3 V	0.925 A
+12 V	0.35 A
PXI Express	
+3.3 V	0.45 A
+12 V	0.5 A

<sup>&</sup>lt;sup>8</sup> Does not include P0/PFI/P1/P2 and +5 V terminals.

PCI/PXI		
+5 V	0.03 A	
+3.3 V	1.2 A	
+12 V	0.38 A	
PCI Express		
+3.3 V	1.4 A	
+12 V	0.38 A	
PXI Express		
+3.3 V	0.48 A	
+12 V	0.71 A	

Current draw from bus during AI and AO overvoltage condition<sup>8</sup>



**Caution** USB devices must be powered with an NI offered AC adapter or a National Electric Code (NEC) Class 2 DC source that meets the power requirements for the device and has appropriate safety certification marks for country of use.

USB power supply requirements

11 to 30 VDC, 20 W, locking or non-locking power jack with 0.080 in. diameter center pin, 5/16-32 thread for locking collars

### **Current Limits**

**Caution** Exceeding the current limits may cause unpredictable behavior by the device and/or PC/chassis.

1 A maximum <sup>9</sup>	
1 A maximum <sup>9</sup>	
installed	
0.35 A maximum <sup>9</sup>	
0.39 A maximum	
	1 A maximum <sup>9</sup> installed 0.35 A maximum <sup>9</sup>

<sup>&</sup>lt;sup>9</sup> Older revisions have a self-resetting fuse that opens when current exceeds this specification. Newer revisions have a traditional fuse that opens when current exceeds this specification. This fuse is not customer-replaceable; if the fuse permanently opens, return the device to NI for repair.

with disk drive power connector fista	liled
+5 V terminal (connector 0)	1 A maximum <sup>9</sup>
+5 V terminal (connector 1)	1 A maximum <sup>9</sup>
P0/PFI/P1/P2 combined	0.39 A maximum
PXI/PXI Express	
+5 V terminal (connector 0)	1 A maximum <sup>9</sup>
+5 V terminal (connector 1)	1 A maximum <sup>9</sup>
P0/PFI/P1/P2 and +5 V terminals combined	2 A maximum
USB	
+5 V terminal	1 A max <sup>9</sup>
P0/PFI/P1/P2 and +5 V terminals combined	2 A maximum
Power supply fuse	2 A, 250 V

With disk drive power connector installed

## **Physical Characteristics**

Dimensions

, intensions	
PCI printed circuit board	10.6 cm × 15.5 cm (4.2 in. × 6.1 in.)
PCI Express printed circuit board	9.9 cm × 16.8 cm (3.9 in. × 6.6 in.) (half-length)
PXI/PXI Express printed circuit board	Standard 3U PXI
USB Screw Terminal enclosure (includes connectors)	26.67 cm × 17.09 cm × 4.45 cm (10.5 in. × 6.73 in. × 1.75 in.)
USB BNC enclosure (includes connectors)	28.6 cm × 17 cm × 6.9 cm (11.25 in. × 6.7 in. × 2.7 in.)
USB Mass Termination enclosure (includes connectors)	18.8 cm × 17.09 cm × 4.45 cm (7.4 in. × 6.73 in. × 1.75 in.)
USB OEM	Refer to the <i>NI USB-622x/625x/628x OEM</i> <i>User Guide</i>
/eight	
PCI	162 g (5.6 oz)
PCI Express	175 g (6.1 oz)
PXI	233 g (8.2 oz)

PXI Express	221 g (7.8 oz)
USB Screw Terminal	1.24 kg (2 lb 11 oz)
USB Mass Termination	816 g (1 lb 12.8 oz)
USB OEM	172 g (6.1 oz)
I/O connectors	
PCI/PCI Express/PXI/PXI Express	2 68-pin VHDCI
USB Screw Terminal	128 screw terminals
USB BNC	32 BNCs and 60 screw terminals
USB Mass Termination	2 68-pin SCSI
PCI Express disk drive power	Standard ATX peripheral connector (not serial ATA)
USB Screw Terminal/BNC screw terminal wiring	16 to 28 AWG

### Calibration

Recommended warm-up time	
PCI/PXI/PCI Express/PXI Express	15 minutes
USB	30 minutes
Calibration interval	2 years

## Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Channel-to-earth 11 V, Measurement Category I

Measurement Category I is for measurements performed on circuits not directly connected to the electrical distribution system referred to as MAINS voltage. MAINS is a hazardous live electrical supply system that powers equipment. This category is for measurements of voltages from specially protected secondary circuits. Such voltage measurements include signal levels, special equipment, limited-energy parts of equipment, circuits powered by regulated low-voltage sources, and electronics.



Caution Do not use for measurements within Categories II, III, or IV.



**Note** Measurement Categories CAT I and CAT O (Other) are equivalent. These test and measurement circuits are not intended for direct connection to the MAINS building installations of Measurement Categories CAT II, CAT III, or CAT IV.

## Environmental

PCI/PXI/PXI Express	0 °C to 55 °C
PCI Express	0 °C to 50 °C
USB	0 °C to 45 °C
Storage temperature	-20 °C to 70 °C
Humidity	10% RH to 90% RH, noncondensing
Maximum altitude	2,000 m
Pollution Degree (indoor use only)	2

Indoor use only.

## Safety

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



**Note** For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

## **Electromagnetic Compatibility**

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- EN 55022 (CISPR 22): Class A emissions
- EN 55024 (CISPR 24): Immunity
- AS/NZS CISPR 11: Group 1, Class A emissions
- AS/NZS CISPR 22: Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



**Note** In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia and New Zealand (per CISPR 11) Class A equipment is intended for use only in heavy-industrial locations.



**Note** Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



**Note** For EMC declarations and certifications, and additional information, refer to the *Online Product Certification* section.

# CE Compliance $C \in$

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)
- 2011/65/EU; Restriction of Hazardous Substances (RoHS)

## **Online Product Certification**

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit *ni.com/ certification*, search by model number or product line, and click the appropriate link in the Certification column.

## **Environmental Management**

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *Minimize Our Environmental Impact* web page at *ni.com/environment*. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

### Waste Electrical and Electronic Equipment (WEEE)

**EU Customers** At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit *ni.com/environment/weee*.

## 电子信息产品污染控制管理办法(中国 RoHS)

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs\_china。(For information about China RoHS compliance, go to ni.com/environment/rohs\_china.)

### **Device Pinouts**

	$\frown$	)							$\frown$	
		41.0						<b>DO 00</b>		D OND
AI O	68 34 67 33	AI 8						P0.30	1 35 2 36	D GND
AI GND		AI 1						P0.28		D GND
AI 9 AI 2	66 32 65 31	AI GND AI 10						P0.25 D GND		P0.24
AI Z AI GND				0	_					P0.23
-	64 30 63 29	AI 3 AI GND			È,	_		P0.22	5 39	P0.31
AI 11		AI GND		CONNECTOR (AI 0-15)	CONNECTOR	5		P0.21	6 40	P0.29
AI SENSE AI 12	62 28 61 27	AL4 ALGND		NNECTO (AI 0-15)	ЧШЧ	(AI 16-3		D GND +5 V	7 41 8 42	P0.20
				₹₹	ZE	₹				P0.19
AI 5 AI GND	60 26 59 25	AI 13 AI 6		8	8	-		D GND P0.17	9 43 10 44	P0.18
-		-		Ĩ	Ē	<i>.</i>		P0.17 P0.16	-	D GND
AI 14 AI 7	58 24 57 23	AI GND AI 15		KQ2	EQ.	21			11 45 12 46	P0.26
AL 7 AL GND	56 22	AC 0	TERMINAL 68 -			<u>-</u>	TERMINAL 35	D GND D GND	12 46 13 47	P0.27
AO GND	55 21		TERMINAL 00 -	TR		ſ			13 47	P0.11
AO GND AO GND	53 21	AO 1 APFL0	TERMINAL 34 -	#111	1111	₩-'	TERMINAL 1	+5 V D GND	15 49	P0.15
	54 20	-								P0.10
D GND P0.0	52 18	P0.4 D GND						P0.14 P0.9	16 50 17 51	D GND
P0.0	52 18	P0.1								P0.13
D GND	50 16	P0.1 P0.6						D GND P0.12	18 52 19 53	P0.8
P0.2	49 15	D GND						APFL1		D GND
P0.2 P0.7	49 15	+5 V						APFL1 AO 3	20 54 21 55	AO GND
P0.7	40 14	+5 V D GND	TERMINAL 1 -	H\	ll l k	᠆᠆ᠠ	FERMINAL 34	AO 3 AO 2	21 55	AO GND AI GND
PFI 11/P2.3	47 13	D GND	TERMINAL 35 -			<b>∦</b> _1	FERMINAL 68	AU 2 AI 31	22 56	
PFI 10/P2.2	40 12	PFL0/P1.0		$\square$	L	<u> </u>		AI GND	23 57	AI 23 AI 30
D GND	45 11	PFI 1/P1.1		((Ö))	(Ö)	))		AI GIND AI 22	25 59	AI GND
PFI 2/P1.2	44 10	D GND				~		AI 22	26 60	AI GND AI 21
PFI 3/P1.3	43 9	+5 V						AI 29 AI GND	27 61	AI 28
PFI 4/P1.4	41 7	D GND						AI 20	28 62	AI SENSE 2
PFI 13/P2.5	40 6	PFI 5/P1.5						AI GND	29 63	AI SENSE 2 AI 27
PFI 15/P2.7	39 5	PFI 6/P1.6						AI GIND	30 64	AI GND
PFI 7/P1.7	38 4	D GND						AI 13 AI 26	31 65	AI GIND
PFI 8/P2.0	37 3	PFI 9/P2.1						AI GND	32 66	AI 16 AI 25
D GND	36 2	PFI 12/P2.4						AI GIND	33 67	AI GND
D GND	35 1	PFI 14/P2.6						AI 24	34 68	AI GIND
2 3.10	( <u> </u>							, <u>-</u> +		)
	$\frown$	)								

#### Figure 9. NI PCI/PCIe/PXI/PXIe-6259 Pinout





#### Figure 11. NI USB-6259 BNC Front Panel and Pinout



	$\frown$					
AL8 34 68 AL0						
AL1	33	67	AI GND			
AI GND	32	66	AI 9			
AI 10	31	65	AI 2			
AI 3	30	64	AI GND			
AI GND	29	63	AI 11			
AI 4	28	62	AI SENSE			
AI GND	27	61	AI 12			
AI 13	26	60	AI 5			
AI 6	25	59	AI GND			
AI GND	24	58	AI 14			
AI 15	23	57	AI 7			
AO 0	22	56	AI GND			
AO 1	21	55	AO GND			
APFI 0	20	54	AO GND			
P0.4	19	53	D GND			
D GND	18	52	P0.0			
P0.1	17	51	P0.5			
P0.6	16	50	D GND			
D GND	15	49	P0.2			
+5 V	14	48	P0.7			
D GND	13	47	P0.3			
D GND	12	46	PFI 11/P2.3			
PFI 0/P1.0	11	45	PFI 10/P2.2			
PFI 1/P1.1	10	44	D GND			
D GND	9	43	PFI 2/P1.2			
+5 V	8	42	PFI 3/P1.3			
D GND	7	41	PFI 4/P1.4			
PFI 5/P1.5	6	40	PFI 13/P2.5			
PFI 6/P1.6	5	39	PFI 15/P2.7			
D GND	4	38	PFI 7/P1.7			
PFI 9/P2.1	3	37	PFI 8/P2.0			
PFI 12/P2.4	2	36	D GND			
PFI 14/P2.6	1	35	D GND			
(AI 0–15) TERMINAL 68 TERMINAL 35						

**TERMINAL 34** 

TERMINAL 1

AI 24	34	68	AI 16			
AI 17	33	67	AI GND			
AI GND	32	66	AI 25			
AI 26	31	65	AI 18			
AI 19	30	64	AI GND			
AI GND	29	63	AI 27			
AI 20	28	62	AI SENSE 2			
AI GND	27	61	AI 28			
AI 29	26	60	AI 21			
AI 22	25	59	AI GND			
AI GND	24	58	AI 30			
AI 31	23	57	AI 23			
AO 2	22	56	AI GND			
AO 3	21	55	AO GND			
APFI 1	20	54	AO GND			
P0.12	19	53	D GND			
D GND	18	52	P0.8			
P0.9	17	51	P0.13			
P0.14	16	50	D GND			
D GND	15	49	P0.10			
+5 V	14	48	P0.15			
D GND	13	47	P0.11			
D GND	12	46	P0.27			
P0.16	11	45	P0.26			
P0.17	10	44	D GND			
D GND	9	43	P0.18			
+5 V	8	42	P0.19			
D GND	7	41	P0.20			
P0.21	6	40	P0.29			
P0.22	5	39	P0.31			
D GND	4	38	P0.23			
P0.25	3	37	P0.24			
P0.28	2	36	D GND			
P0.30	1	35	D GND			
CONNECTOR 1 (AI 16–31)						
TERMINAL 68 TERMINAL 35						
L L						

#### Figure 12. NI USB-6259 Mass Termination Pinout

**TERMINAL 1** 

**TERMINAL 34** 

Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help**»**Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/ legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7015.

© 2015-2016 National Instruments. All rights reserved.